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Abstract—Refresh is an important operation to prevent loss of
data in dynamic random-access memory (DRAM). However, fre-
quent refresh operations incur considerable power consumption
and degrade system performance. Refresh power cost is especially
significant in high-capacity memory devices and battery-powered
edge/mobile applications. In this paper, we propose a principled
approach to optimizing the refresh power allocation. Given a
model for the bit error rate dependence on power, we formulate a
convex optimization problem to minimize the word mean squared
error for a refresh power constraint; hence we can guarantee the
optimality of the obtained refresh power allocations. In addition,
we provide an integer programming problem to optimize the
discrete refresh interval assignments. For an 8-bit accessed word,
numerical results show that the optimized nonuniform refresh
intervals reduce the refresh power by 29% at a peak signal-to-
noise ratio of 50 dB compared to the uniform assignment.
I. INTRODUCTION
Memory refresh is a periodically repeated procedure that
reads and rewrites the data of a memory device to prevent loss
of data. It is well known that dynamic random-access memory
(DRAM) cells must be refreshed periodically due to charge
leakage [1], [2]. A DRAM cell stores one bit of information by
controlling the amount of charge on its capacitor. DRAM cells
cannot retain their data permanently because of the gradual
loss of charge over time. The time a cell can retain its data
is called the retention time of the cell. The time interval
between refresh operations is the refresh interval, which is
the inverse of the refresh rate. A cell that cannot retain its
data for the given refresh interval results in a failure, referred
to as retention failure (or retention error) [3]–[5]. The typical
refresh interval in current DRAM standards is 64 ms, which
is a conservative value [4], [5].
The conservative refresh operations lead to high refresh
power consumption. This problem is expected to worsen as
DRAM device capacity increases [1], [4]. As cell dimension
shrinks, memory cells become susceptible to charge leakage
and require more frequent refresh operations [5]. Further,
the refresh power consumption is critical in battery-powered
edge/mobile computing applications. Note that edge/mobile
devices are idle most of the time and refresh operations
are still required during idle periods unlike write and read
operations [6].
Many refresh techniques were proposed to reduce refresh
power [2]–[11]. Ohsawa et al. [3] and Ghosh et al. [7]
proposed architectural techniques to avoid unnecessary re-
fresh operations. Error control coding (ECC) schemes were
proposed to decrease refresh rates and correct the resulting
retention failures [2], [8]–[10]. These ECC schemes suffer
from storage or bandwidth overheads. RAIDR [4] allocates
different refresh intervals by identifying weak DRAM cells.
Flikker [6] specifies critical and non-critical data and refreshes
the memory cells storing non-critical data at a lower rate. Cho
et al. [11] proposed tiered-reliability memory (TRM) to allo-
cate different refresh intervals depending on the importance
of bit positions. Since these previous techniques choose the
refresh intervals empirically, the granularity of refresh interval
assignments are inherently limited. Further, the optimality of
refresh intervals has not been addressed.
We note that refresh is also considered in storage-class
memories such as magnetic RAMs (MRAMs) and resistive
RAMs (ReRAMs) [12]. For example, MRAMs suffer from
high write latency and energy, which are the key drawbacks
of MRAM technology. Several techniques [13], [14] attempt
to address the write-inefficiency of MRAMs via relaxing
retention time and introducing refresh operations. For the sake
of concreteness, we focus on DRAM refresh, wherein refresh
has been established as a central trade-off between power and
fidelity.
This paper presents a principled approach to refresh interval
assignments for machine learning (ML) and signal processing
tasks. In these applications, the mean squared error (MSE) is a
more meaningful fidelity metric than the bit error rate (BER).
We formulate a convex optimization problem to minimize
the MSE for a given refresh power constraint. Since the
formulated problem is convex, the global optimal solutions can
be obtained with standard convex programming algorithms.
Even more favorably, we derive an analytic expression for
the optimal solution using the Karush-Kuhn-Tucker (KKT)
conditions. In addition, we formulate a discrete optimization
problem by taking into account hardware implementation. Our
evaluation shows that the penalty due to discrete intervals is
marginal. A prior study in [15] of voltage-swing optimization
in static RAMs (SRAMs) is similar in spirit, but its results are
not applicable to optimizing DRAM’s refresh intervals. To the
best of our knowledge, our work is the first rigorous treatment
of the optimal refresh interval assignments, viz. refresh power
allocations.
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The rest of this paper is organized as follows. Section II ex-
plains the current DRAM architecture and refresh operations.
Section III introduces the optimization metrics of DRAM’s
refresh power and fidelity. Section IV formulates optimization
problems to determine the optimum refresh intervals and
provides the theoretical analysis. Section V gives numerical
results and Section VI concludes.
II. DRAM ARCHITECTURE AND REFRESH OPERATIONS
A. DRAM Architecture
DRAM system is hierarchically organized channels, mod-
ules, ranks, and chips as shown in Fig. 1. Each memory
channel drives commands, addresses, and data between a
memory controller and one or more DRAM modules [5],
[16]. Each module contains multiple DRAM chips that are
organized into one or more ranks. A rank consists of multiple
chips that operate synchronously to provide a wide data bus
(e.g., 64-bit) to increase the bandwidth, as a single DRAM
chip is designed to have a narrow data bus width (e.g., 8-
bit) [16]. Each of the eight chips in the rank transfers 8 bits
simultaneously in a unit interval of double-data rate (DDR)
time frame to provide 64 bits of data as shown in Fig. 1(a).
A DRAM chip consists of multiple banks that can process
DRAM commands independently to increase parallelism. A
bank includes a memory array of DRAM cells that are
organized into rows and columns, as shown in Fig. 1(b) [16]. A
row consists of 1 KB or 2 KB cells in general and the number
of rows depends on the chip capacity.
A cell has (i) a capacitor that stores binary data in the form
of stored charge (e.g., charged and discharged states compared
to a reference charge represent 1 and 0, respectively), and (ii)
an access transistor that serves as a voltage-controlled switch
to connect the capacitor to the bitline [5], [16]. DRAM cells in
each column share a bitline, which connects them to a sense
amplifier. The sense amplifier detects the charge stored in a cell
and converts the charge to binary information. DRAM cells in
each row share a wire called the wordline, which controls
the corresponding cells’ access transistors. When a wordline
is enabled by the row decoder, the entire cells in the row get
connected to the sense amplifiers through the bitlines, enabling
the sense amplifiers to detect the data and latch them into the
row buffer [16]. A chunk of the data in the row buffer is
fetched out by the column decoder.
B. Refresh Operations
Since a DRAM cell capacitor leaks charge over time, the
charge on each capacitor must be periodically refreshed. To
prevent retention failure, the refresh interval should be less
than the retention time. Since all memory cells do not have
the same retention time because of process variations [1], [4],
[17], the BER due to retention failure is given by
p = Pr (Tretention < t) , (1)
where t denotes a given refresh interval value. The random
variable Tretention represents the retention time of DRAM cells.
It is clear that shorter refresh intervals decrease the BER due
Host Processor
Memory Controller
DRAM Module
Rank
DRAM 
Chip #0
64-bit
8-bit8-bit
CPU
Core
CPU
Core
DRAM 
Chip #7
Channel
(a)
Memory Bank
Wordline
B
it
li
n
e
DRAM Cell
R
o
w
 D
ec
o
d
er
Sense Amplifiers
Row Buffer & Column Decoder
(b)
Fig. 1. Organization of DRAM system: (a) DRAM system and (b) DRAM
bank architecture.
to retention failure. To guarantee data integrity, current DRAM
standards conservatively employ the refresh interval of 64 ms.
The refresh power P is inversely proportional to the refresh
interval as follows [6], [18]:
P ∝ C
t
, (2)
where C denotes the effective switching capacitance. This
effective switching capacitance increases for higher-capacity
DRAM devices. Hence, the refresh power consumption con-
tinues to increase as DRAM device capacity increases [1], [4],
[18].
III. DRAM OPTIMIZATION METRICS
The refresh interval t is a key parameter to control the
trade-off between refresh power and fidelity. If we separate the
data for each bit position in different subarrays by interleaving
as in [11], [15], [19], then the corresponding refresh interval
assignment is represented by a vector t = (t0, . . . , tB−1) as
shown in Fig. 2. Note that t0 and tB−1 represent the refresh
intervals corresponding to least significant bit (LSB) and most
significant bit (MSB), respectively. Subarrays can correspond
to memory banks or memory chips depending on architecture
configuration. Due to the current DRAM’s multi-chip and
Subarray 0
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Interleaver
Subarray 1
Subarray B−1
(for MSB)
Refresh Interval 
Control
t0 t1 tB−1x0 x1 xB−1
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Fig. 2. Interleaved architecture [11] where x = (x0, . . . , xB−1) denotes a
stored B-bit word.
multi-bank architecture in Fig. 1, we can allocate different
refresh intervals to each subarray with minimal hardware
overhead [4], [6], [11].
In the following subsections, we describe the resource and
fidelity metrics with the refresh interval assignment.
A. Resource Metric: Refresh Power
From (2), the normalized refresh power for a B-bit word is
given by
P(t) =
B−1∑
b=0
1
tb
. (3)
Remark 1: The refresh power P(t) is a convex function of
t because tb > 0 for b ∈ [0, B − 1].
B. Fidelity Metrics: BER and MSE
Suppose that pb denotes the BER of the bth bit position.
Since pb is a function of refresh interval tb, we set
pb = g(tb) (4)
for b ∈ [0, B − 1].
In many signal processing and ML tasks, the impact of bit
errors depends on the bit position. For example, errors in the
MSB position of image pixels degrade overall image quality
much more than errors in the LSB position. Likely, an MSB
error can cause a catastrophic loss in the inference accuracy
of ML applications [15]. Hence, we use the MSE as a fidelity
metric instead of the BER.
The MSE of B-bit words is given by
MSE(t) =
B−1∑
b=0
4bg(tb), (5)
where the weight 4b represents the differential importance of
each bit position [15], [20].
Remark 2: MSE(t) is convex if g(·) is convex. It is because
a nonnegative weighted sum of convex functions is convex.
It was reported that the BER increases exponentially with
the refresh interval [5], [6], [11], [21]. Hence, we model the
BER as
pb = g(tb) = α exp(βtb), (6)
TABLE I
RESOURCE AND FIDELITY METRICS FOR REFRESH OPERATION
Single bit B-bit word
Variable t t = (t0, . . . , tB−1)
Refresh power 1
t
∑B−1
b=0
1
tb
Fidelity g(t)
∑B−1
b=0 4
bg(tb)
where positive values of α and β depend on the memory
fabrication parameters.
Remark 3: MSE(t) is convex if g(·) is an exponential
function as in (6).
Table I summarizes the resource and fidelity metrics for
single-bit and B-bit word. We note that these metrics are
convex.
IV. FORMULATION OF OPTIMIZATION PROBLEMS
A. Convex Optimization Problem
We formulate a convex optimization problem to determine
the optimal refresh intervals. For a given refresh power con-
straint, we seek to minimize MSE as follows:
minimize
t
MSE(t) =
B−1∑
b=0
4bα exp(βtb)
subject to P(t) =
B−1∑
b=0
1
tb
≤ P
tb ≥ δ, b = 0, . . . , B − 1
(7)
where P is a constant corresponding to the given refresh power
budget. Note that δ > 0 denotes the conservative minimum
refresh interval, which in particular prevents tb = 0 (i.e.,
infinite refresh power). We set δ = 0.064 based on current
DRAM standards.
Because of Remark 1 and Remark 3, the optimization
problem (7) is convex. Hence, we can obtain the global optimal
solutions by standard convex programming algorithms. In
addition, we can derive the optimal solution based on KKT
conditions.
Theorem 4: The optimal refresh-interval vector t∗ of (7) is
given by
t∗b =
δ, if
ν
4b
< αβδ2 exp(βδ);
2
βW
(
β
2
√
ν
4bαβ
)
, otherwise
(8)
where ν is a dual variable of KKT conditions. Note that ν
depends on the refresh power budget P for the given α and
β. We can find ν efficiently by the bisection method as in [22].
Also, W (·) denotes the Lambert W function, which is the
inverse function of f(x) = xex [23].
         
 
  
 
    
 
 
  
 
         
      
Fig. 3. A graphical interpretation of the optimal refresh intervals in Theo-
rem 4.
Proof: We define the Lagrangian L1(t, ν, λ) associated
with problem (7) as
L1(t, ν, λ) =
B−1∑
b=0
4bα exp(βtb)
+ ν
(
B−1∑
b=0
1
tb
− P
)
−
B−1∑
b=0
λb (tb − δ) (9)
where ν and λ = (λ0, . . . , λB−1) are the dual variables. The
optimal solution is derived from L1 and the corresponding
KKT conditions. The details of the proof are given in Ap-
pendix A.
The optimal refresh interval (8) can be interpreted by
Fig. 3. As shown in Appendix A, the condition of ν
4b
=
αβt2b exp(βtb) should be satisfied for any tb > δ (i.e.,
ν
4b
>
αβδ2 exp(βδ)). If ν
4b
< αβδ2 exp(βδ), then the corresponding
refresh interval is forced to tb = δ. As the refresh power
budget P decreases, the dual variable ν is increased to allocate
longer refresh intervals. If more refresh power is available,
then ν is lower and the corresponding refresh intervals are
reduced as shown in Fig. 3.
Note that t0 = (δ, . . . , δ) corresponds to the maximum
refresh power and the minimum MSE as follows.
Remark 5 (Maximum Refresh Power): The maximum refresh
power is given by
Pmax = P = (t0) =
B
δ
. (10)
If B = 8 and δ = 0.064, then Pmax = 125.
Remark 6 (Minimum MSE): The minimum MSE is
MSEmin = MSE(t0) =
4B − 1
3
· α exp(βδ) (11)
which is obtained by the maximum refresh power. Note that
the MSE increases exponentially with the refresh interval δ.
B. Discrete Refresh Intervals
In the previous subsection, we formulated the convex op-
timization problem by assuming that any real values can be
assigned to refresh intervals. Here, we investigate the discrete-
valued refresh interval optimization. If the optimized discrete
refresh intervals are multiples of δ (e.g., 64 ms), then the
proposed optimization technique is compatible with current
DRAM products. The reason is that any multiple of δ can be
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Fig. 4. The measured BERs at 80 ◦C [21, Table I] and the exponential model
with the estimated α = 2.7737× 10−7 and β = 1.9508.
set as a refresh interval by gating the refresh commands [3],
[4].
Suppose that tb = ∆ · zb where ∆ = γδ and zb ∈ N
(N denotes the positive integers) for b ∈ [0, B − 1]. Note
that the step size of the refresh interval ∆ is determined by
γ ∈ N, which controls the discrete optimization complexity
and accuracy. Then, the convex optimization problem (7) can
be modified into the following convex integer programming
problem:
minimize
z
MSE(z) =
B−1∑
b=0
4bα exp(βγδ · zb)
subject to P(z) =
1
γδ
B−1∑
b=0
1
zb
≤ P
zb ∈ N, b = 0, . . . , B − 1
(12)
where the positive integer solution z∗ results in the optimized
discrete refresh interval by t˜∗ = ∆ · z∗.
Although convex integer programming is NP-hard, it can
be solved much more efficiently than general integer non-
linear programming problems [24], [25]. We obtained the
optimized discrete solutions by standard mixed-integer non-
linear program (MINLP) solvers. The numerical results are
provided in Section V.
V. NUMERICAL RESULTS
We evaluate the solutions of convex optimization problem
(7) and the discrete optimization problem (12). First, we
estimate the parameters α and β of (6). From the measured
data in [21], we obtained the estimates of α = 2.7737× 10−7
and β = 1.9508 (see Fig. 4). Note that these parameters
depend on manufacturers, products, and temperature as shown
in [5, Fig. 4]. We note that higher-capacity, later-generation
DRAM devices suffer from more retention failures [5], [17].
Fig. 5 shows numerical results by solving (7). Fig. 5(a)
compares the MSEs of uniform refresh intervals and the
optimal refresh intervals. At MSE = 1, the optimal refresh
intervals reduce the refresh power consumption by 27 %. For
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Fig. 5. Evaluation of proposed convex optimization in (7) (for B = 8): (a)
MSE and (b) PNSR.
lower MSE, we can save more refresh power (e.g., 36 %
refresh power reduction at MSE = 10−1).
Fig. 5(b) compares the peak signal-to-noise ratios (PSNRs)
of refresh interval assignments, which is a widely used fidelity
metric for image and video quality. The PSNR depends on the
MSE as
PSNR = 10 log10
(2B − 1)2
MSE
. (13)
At PSNR = 50 dB, the optimized refresh intervals can reduce
the refresh power by 29 %. Further, the optimized refresh
intervals achieve 38 % power reduction at PSNR = 60 dB.
The improvement by the optimized refresh intervals increases
for a higher fidelity requirement. If we achieve a target fidelity
(e.g., PSNR = 50 dB is a quite reliable value in real-world
images [26]), we do not need to waste power by refreshing
every 64 ms, which requires Pmax = 125 (see Remark 5).
Note that the optimized refresh interval assignment achieves
PSNR = 50 dB with P(t∗) = 2.4, which is less than 2 % of
Pmax.
Fig. 6 shows the optimal refresh interval assignments by
Theorem 4. The shorter refresh intervals (i.e., more refresh
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Fig. 6. The optimal refresh interval assignments by Theorem 4.
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Fig. 7. Evaluation of proposed discrete optimization of (12).
power assignments) are allocated to the more significant bits
to minimize the MSE. As the refresh power budget P in
(7) increases, the refresh intervals for more significant bits
converge to δ. Fig. 6 shows that t7 = δ from P = 36. More
refresh intervals become δ for higher refresh power budget.
Fig. 7 shows the MSEs obtained by solving convex integer
programming problem (12). This convex integer problem was
solved by using Bonmin [25]. We observe that the MSE
penalty due to discrete refresh intervals is negligible for a
moderate step size ∆ = γδ. The MSE by discrete refresh
intervals with ∆ = δ is almost the same as the optimal MSE.
For ∆ = 15δ, the MSEs are distinct from the optimal MSEs
from P = 6. Note that the maximum refresh power with
∆ = 15δ is P = B15δ ' 8.33.
VI. CONCLUSION
We developed a principled approach to optimizing refresh
intervals for energy-efficient memories. By formulating the
convex optimization problem, we obtained the optimal refresh
intervals to minimize the MSE under a refresh power budget.
Also, we formulated a discrete optimization problem by taking
into account the current DRAM standards and hardware im-
plementation. The numerical results show that the optimum
refresh intervals can achieve refresh power reductions of
29 % (at PSNR = 50 dB) and 38 % (at PSNR = 60 dB),
respectively.
APPENDIX A
PROOF OF THEOREM 4
The KKT conditions of (7) are as follows:
B−1∑
b=0
1
tb
≤ P, ν ≥ 0, ν ·
(
B−1∑
b=0
1
tb
− P
)
= 0, (14)
tb ≥ δ, λb ≥ 0, λb (tb − δ) = 0 (15)
∂L1
∂tb
= 4bαβ exp(βtb)− ν
t2b
− λb = 0 (16)
for b ∈ [0, B − 1]. From (16), λb is given by
λb = 4
bαβ exp(βtb)− ν
t2b
. (17)
From (15) and (17),
λb (tb − δ) =
(
4bαβ exp(βtb)− ν
t2b
)
(tb − δ) = 0. (18)
Suppose that ν = 0. Then λb = 4bαβ exp(βtb) 6= 0. Hence,
tb = δ for any b ∈ [0, B − 1]. This is a trivial solution and
the corresponding refresh power is P((δ, . . . , δ)) = Bδ . If this
trivial solution does not violate the power budget constraint
(i.e., Bδ ≤ P), then it will achieve the minimum MSE.
However, we are more interested in the case of Bδ > P . Hence,
we focus on ν 6= 0, which results in ∑B−1b=0 1tb = P .
If λb > 0, then tb = δ. By (16), the condition of λb > 0
is equivalent to ν
4b
< αβt2b exp (βtb). By (18), we claim that
t∗b = δ for
ν
4b
< αβδ2 exp (βδ). If λb = 0, then
αβt2b exp(βtb) =
ν
4b
(19)
which is equivalent to βtb2 exp
(
βtb
2
)
= β2
√
ν
4bαβ
. By set-
ting x = βtb2 , we obtain x exp (x) =
β
2
√
ν
4bαβ
. Hence,
W
(
β
2
√
ν
4bαβ
)
= x = βtb2 , i.e., tb =
2
βW
(
β
2
√
ν
4bαβ
)
.
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